

Introduction to Lab 4

Andreas Sandberg <andreas.sandberg@it.uu.se>

Division of Computer Systems
Dept. of Information Technology
Uppsala University

2010-11-10

Introduction Uppmax SSE Summary

What is lab 4?

Vectors? Who needs vectors anyway?

The purpose of this assignment is to give insights into:

- How vector instructions can be used for floating point code
- How integer operations can be performed using vector instructions
- How memory alignment affects performance and correctness

(2) Avdark'10 | Introduction to Lab 4

Introduction Uppmax SSE Summary

The Kalkyl Cluster

Specifications

Cluster specifications

- 348 Nodes interconnected with Infiniband
- 2784 CPU Cores
- 9404 GB RAM
- 113 TB disk

Node specifications

- Runs Scientific Linux (RedHat Enterprise Linux customized for scientific applications)
- 2x Quad-Core Intel Xeon 5520 (Nehalem based)
- At least 24 GB RAM

Introduction Uppmax SSE Summary

The Kalkyl Cluster

Logging in transferring files

Connecting with SSH

- Always connect to `kalkyl.uppmax.uu.se`
- `ssh -Y username@kalkyl.uppmax.uu.se`
 - `-Y` – Enables X-forwarding

Transferring files

- Transfer files using the `scp` command
- Use the same server as for normal SSH logins
- `scp ./foo username@kalkyl.uppmax.uu.se:bar/`
 - Transfers the file `./foo` to the directory `bar` in your home directory on Uppmax

(3) Avdark'10 | Introduction to Lab 4

(4) Avdark'10 | Introduction to Lab 4

You won't measure correct results in your experiments unless you allocate an exclusive node for your experiments.

- Use `salloc -p node -n 1 -t 15:00 --qos=short -A g2010003CMD`
 - Runs *CMD*, or a shell if *CMD* is omitted
 - `-p node -n 1`—Request 1 node
 - `-t 15:00`—Expected runtime for the job
 - `--qos=short`—Use the queue for *short* jobs
 - `-A g2010003`—Use the course project for accounting
- Jobs running longer than the requested runtime time will be **terminated**

(5) Avdark'10 | Introduction to Lab 4

Uppmax provides optional software in modules that can be easily loaded and unloaded.

- `module load gcc`—Load the latest version of the GCC compiler
- `module unload gcc`—Unload the currently loaded GCC module
- `module list`—List loaded modules
- `module whatis`—List available modules

(6) Avdark'10 | Introduction to Lab 4


Integers

Byte 8 bits
Word 16 bits
DWord 32 bits
QWord 64 bits

Floating Point

Single 32 bits
Double 64 bits
Extended 80 bits (only available in the x87)

(7) Avdark'10 | Introduction to Lab 4



- 16 new 128-bit registers (8 registers in 32-bit mode)
- Registers can hold either FP or integer values
- Number of elements depends on element type

(8) Avdark'10 | Introduction to Lab 4

Classical x86/x87

- Stack based FP math
- Uses extended 80-bit FP precision internally
- Some instructions have fixed operands
- Memory operations can generally be unaligned

SSE

- Register based FP math
- Uses standard 32-bit or 64-bit FP precision
- All registers are general purpose
- Memory operations must generally be aligned

Several new MOV instructions

- Most of them can act as both *loads* and *stores*

Behavior with respect to memory system:

Aligned Requires aligned memory operands

Unaligned Allows unaligned memory operands


Non-temporal Accesses optimized for streaming data

Different versions depending on data type

- Can be used to optimize data placement inside the CPU

- All common arithmetic operations are available
 - Operate individual elements
 - At least one version per data type (8 versions of add!)
- Binary logic operators are available
 - Operate on entire 128-bit registers
 - Different versions for integer and FP
- Vector specific instructions
 - Dot-products
 - Horizontal add
 - ...
- Horde esoteric instructions

HADDPS (Horizontal ADD Packed Single fp)



- Can be used to efficiently summarize 4 vectors

PCMPGTW (Parallel CoMPare Greater Than Word)

Input vectors



$$c_i := a_i > b_i ? \text{FFFF}_{16} : \text{0000}_{16}$$

Output vector



- Compares element-wise
- An element is binary all 1 if the predicate is true, 0 otherwise
- Can be used to generate bit masks

(13) Avdark'10 | Introduction to Lab 4

- 1 Can bit 21 in EFLAGS be toggled? \Rightarrow CPUID is present
- 2 Execute $\text{CPUID}_{\text{EAX}=0}$. Check manufacturer and maximum CPUID function #.
- 3 Execute $\text{CPUID}_{\text{EAX}=1}$. Check the following bits:

EDX:25	SSE
EDX:25	SSE2
ECX:0	SSE3
ECX:9	SSSE3
ECX:19	SSE4.1
ECX:20	SSE4.2
- 4 Check for optional instructions (use CPUID)

(14) Avdark'10 | Introduction to Lab 4

This slide is intentionally left blank

(15) Avdark'10 | Introduction to Lab 4

- Several different interfaces, no standard. Common approaches:
 - Assembler libraries
 - Inline assembler
 - Intrinsics (GCC native)
 - Intrinsics (ICC native, supported by GCC)
- Intrinsic names for ICC are documented in Intel's CPU manuals
- GCC's native instructions are "documented" in the GCC manual

(16) Avdark'10 | Introduction to Lab 4

```
xmmintrin.h SSE
emmINTRIN.h SSE2
pmmINTRIN.h SSE3
tmmINTRIN.h SSSE3
smmintrin.h SSE4.1
nmmINTRIN.h SSE4.2
gmmINTRIN.h AVX
```

- Choose the header file for the extension you are targeting
- Some header files include earlier versions
- GCC requires that SSE extensions are enabled through a command line switch

(17) Avdark'10 | Introduction to Lab 4

`_mm_<op>_<suffix>`

<suffix>	Vector type	Element type
epi8	<code>__m128i</code>	<code>int8_t</code>
epi16	<code>__m128i</code>	<code>int16_t</code>
epi32	<code>__m128i</code>	<code>int32_t</code>
epi64	<code>__m128i</code>	<code>int64_t</code>
ps	<code>__m128</code>	<code>float</code>
pd	<code>__m128d</code>	<code>double</code>

(18) Avdark'10 | Introduction to Lab 4

Load store example using *unaligned* accesses

```
#include <pmmINTRIN.h>

static void
my_memcpy(char *dst, const char *src, size_t len)
{
    /* Assume that length is an even multiple of the
     * vector size */
    assert((len & 0xF) == 0);
    for (int i = 0; i < len; i += 16) {
        __m128i v = _mm_loadu_si128((__m128i *) (src + i));
        _mm_storeu_si128((__m128i *) (dst + i), v);
    }
}
```

(19) Avdark'10 | Introduction to Lab 4

- 1 Start with a simple serial version of your algorithm
- 2 Remove conditional control flow
- 3 Unroll loops
- 4 Vectorize!

```
static int
count(const uint32_t *data, size_t len)
{
    int c = 0;
    for (int i = 0; i < len; i++)
        if (data[i] == 0)
            c++;
    return c;
}
```

(20) Avdark'10 | Introduction to Lab 4

A Small Vectorization Tutorial

- Start with a simple serial version of your algorithm
- 2 Remove conditional control flow**
- Unroll loops
- Vectorize!

```
int c = 0;
for (int i = 0; i < len; i++)
    c += (data[i] == 0) ? 1 : 0;
return c;
```

A Small Vectorization Tutorial

- Start with a simple serial version of your algorithm
- Remove conditional control flow
- 3 Unroll loops**
- Vectorize!

```
int c = 0;
assert(!(len & 0x3));
for (int i = 0; i < len; i += 4)
    c += ((data[i + 0] == 0) ? 1 : 0)
        + ((data[i + 1] == 0) ? 1 : 0)
        + ((data[i + 2] == 0) ? 1 : 0)
        + ((data[i + 3] == 0) ? 1 : 0);
return c;
```

A Small Vectorization Tutorial

- Start with a simple serial version of your algorithm
- Remove conditional control flow
- Unroll loops
- 4 Vectorize!**

```
__m128i c = _mm_setzero_si128();
const __m128i one = _mm_set1_epi32(1);
const __m128i zero = _mm_setzero_si128();
for (int i = 0; i < len; i += 4) {
    __m128i v = _mm_loadu_si128((__m128i *) (data + i));
    const __m128i cond = _mm_cmpeq_epi32(v, zero);
    c = _mm_add_epi32(c, _mm_and_si128(cond, one));
}
return _mm_extract_epi32(c, 0) + _mm_extract_epi32(c, 1)
+ _mm_extract_epi32(c, 2) + _mm_extract_epi32(c, 3);
```

Common Error Sources

- Unaligned memory accesses
 - Causes a **Segmentation fault**
 - May be due to an unintentional memory operand
 - Can be hard to spot in memory debuggers

- Unsupported SSE instructions
 - Causes an **Illegal instruction** error
 - GCC may automatically emit SSE instructions if SSE has been enabled on the command line

■ Intel

- C++ Compiler Manual
- Optimization Reference Manual
- Intel 64 and IA-32 Architectures Software Developer's Manual (vol. 1 & 2)

■ AMD

- Software Optimization Guide for AMD Family 10h
- AMD64 Architecture Programmer's Manual (vol. 1 & 3)

■ The GCC manual

 [\(22\) Avdark'10 | Introduction to Lab 4](#)

■ Groups:

- Prep. 2010-11-10, Room 1549, now–12:00
 A 2010-11-11, Room 1549, 08:15–12:00
 B 2010-11-11, Room 1549, 13:15–17:00
 C 2010-11-12, Room 1549, 08:15–12:00

■ Deadline: See course homepage

 [\(23\) Avdark'10 | Introduction to Lab 4](#)

■ You will:

- Implement an algorithm to convert text to lower case
- Measure how memory alignment and memory access types affect performance
- Implement a simple matrix-vector multiplication
- Implement a simple matrix-matrix multiplication

Bonus Implement an optimized matrix-matrix multiplication

■ Complete lab manual on the course homepage¹

Thou shalt check the array bounds of all strings (indeed, all arrays), for surely where thou typest “foo” someone someday shall type “supercalifragilisticexpialidocious”.²

¹ <http://www.it.uu.se/edu/course/homepage/avdark/ht10>

² <http://www.lysator.liu.se/c/ten-commandments.html>

 [\(24\) Avdark'10 | Introduction to Lab 4](#)

 [\(25\) Avdark'10 | Introduction to Lab 4](#)